

Model Name: GA-H61M-S2PV-WG

Revision 2.11

SHEET

TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU_LGA1155-A
05	CPU_LGA1155-B
06	CPU_LGA1155-C
07	DDR III CHANNEL A
08	DDR III CHANNEL B
09	PCH_FDI,DMI,USB,PCIE,NVRAM
10	PCH_DP,CLK BUFFER
11	PCH_HOST,SATA,PCI
12	PCH_GPIO,CTRL,AUDIO
13	PCH_PWR,GND
14	PCI EXPRESS*16 SLOT
15	PCI EXPRESS*1 SLOT
16	IT8892E
17	PCI SLOT1&2
18	ITE 8728 LPC IO
19	COM,KB_USB,USB_ESATA,-PROCHOT
20	HWM,FAN CTRL,OV,
21	DUAL BIOS
22	FP,FUSB,SPK,SATALED
23	Realtek ALC887-VD2
24	REAR AUDIO JACK
25	REALTEK RTL8111F-VL
26	DISCRETE POWER
27	ATX

SHEET

TITLE

28	RT8120_CPU_VTT
29	VCORE ISL95836_1
30	VCORE ISL95836_2
31	VCORE ISL95836_3
32	LPT
33	DVI

<b>Gigabyte Technology</b>			
Title			
Cover Sheet			
Size	Document Number	GA-H61M-S2PV-WG	Rev
Custom			2.11
Date:	Tuesday, August 07, 2012	Sheet	1 of 33

## Revision 2.11


## Circuit or PCB layout change

## Component value change history



2012/07/31

[illegible][illegible]


BLOCK DIAGRAM




CPU E



CPU D FDI



CPU C



STITCHING CAP.

N/A

Stitching caps for PCIE,DMI,FDI bus

## CPU A

CPUA

MAAA0

AW27

SA\_MAO[0]

SA\_DQS[0]

AK3

DQSA0

MAAA1

AY24

SA\_MAO[1]

SA\_DQS[0]

AK2

-DQSA0

MAAA2

AW24

SA\_MAO[2]

MAAA3

AW23

SA\_MAO[3]

MAAA4

AW23

SA\_MAO[4]

SA\_DQ[0]

AJ3

MDA0

MAAA5

AT24

SA\_MAO[5]

SA\_DQ[1]

AJ4

MDA1

MAAA6

AT23

SA\_MAO[6]

SA\_DQ[2]

AL3

MDA2

MAAA7

AW22

SA\_MAO[7]

SA\_DQ[3]

AL4

MDA3

MAAA8

AV22

SA\_MAO[8]

SA\_DQ[4]

AJ2

MDA4

MAAA9

AT22

SA\_MAO[9]

SA\_DQ[5]

AJ1

MDA5

MAAA10

AW28

SA\_MAO[10]

SA\_DQ[6]

AL2

MDA6

MAAA11

AW21

SA\_MAO[11]

SA\_DQ[7]

AL1

MDA7

MAAA12

AT21

SA\_MAO[12]

SA\_DQS[1]

AP3

DQSA1

MAAA13

AW32

SA\_MAO[13]

SA\_DQS[1]

AP2

-DQSA1

MAAA14

AW20

SA\_MAO[14]

MAAA15

AT20

SA\_MAO[15]

[7]

-SWEA

<

-SWEA

AW29C

SA\_WE#

SA\_DQ[8]

AN1

MDA8

-SRASA

<

-SRASA

AW28C

SA\_CAS#

SA\_DQ[9]

AN4

MDA9

SA\_DQ[10]

AR3

MDA10

[7]

SBA0

<

SBA0

AY29

SA\_BS[0]

SA\_DQ[11]

AN2

MDA11

[7]

SBA1

<

SBA1

AW28

SA\_BS[1]

SA\_DQ[12]

AR2

MDA12

[7]

SBA2

<

SBA2

AW20

SA\_BS[2]

SA\_DQ[13]

AN3

MDA13

SA\_DQ[14]

AR2

MDA14

SA\_DQ[15]

AR1

MDA15

[7]

-CSA0

<

-CSA0

AW29C

SA\_CSW[0]

-CSA1

<

-CSA1

AW32C

SA\_CSW[1]

SA\_DQS[2]

AW4

DQSA2

AW30C

SA\_CSW[2]

SA\_DQS[2]

AV4

-DQSA2

AW33C

SA\_CSW[3]

[7]

CKEA0

<

CKEA0

AV19

SA\_CKE[0]

SA\_DQ[16]

AW3

MDA16

CKEA1

<

CKEA1

AT19

SA\_CKE[1]

SA\_DQ[17]

AV2

MDA17

AW18

SA\_CKE[2]

AV5

MDA18

SA\_CKE[3]

AW5

MDA19

AU2

MDA20

MODT\_A0

AV31

SA\_ODT[0]

SA\_DQ[20]

AJ3

MDA21

MODT\_A1

AU32

SA\_ODT[1]

SA\_DQ[21]

AU5

MDA22

AU30

SA\_ODT[2]

SA\_DQ[22]

AY5

MDA23

AW33

SA\_ODT[3]

SA\_DQ[23]

SA\_DQS[3]

AV8

DQSA3

SA\_DQS[3]

AW8

-DQSA3

[7]

DCLKA0

<

DCLKA0

AY25C

SA\_CK[0]

SA\_DQ[24]

AU7

MDA24

[7]

DCLKA0

<

DCLKA0

AW25C

SA\_CK[0]

SA\_DQ[25]

AV9

MDA26

DCLKA1

<

DCLKA1

AU24

SA\_CK[1]

SA\_DQ[26]

AU9

MDA27

[7]

DCLKA1

<

DCLKA1

AW25C

SA\_CK#1

SA\_DQ[27]

AV7

MDA28

AW27

SA\_CK[2]

SA\_DQ[28]

AW9

MDA30

AW26

SA\_CK[3]

SA\_DQ[29]

AY7

MDA31

AW26C

SA\_CK#3

SA\_DQ[30]

SA\_DQ[31]

[7,8]

-DDR3\_RST

<

AW18

SM\_DRAMRST#

SA\_DQS[4]

AV37

DQSA4

SA\_DQS[4]

AV36

-DQSA4

SA\_DQ[32]

AU35

MDA32

SA\_DQ[33]

AW37

MDA33

SA\_DQ[34]

AU39

MDA34

SA\_DQ[35]

AU36

MDA35

SA\_DQ[36]

AW35

MDA36

SA\_DQ[37]

AU38

MDA37

SA\_DQ[38]

AU36

MDA38

SA\_DQ[39]

AU37

MDA39

SA\_DQS[5]

AP38

DQSA5

SA\_DQS[5]

AP39

-DQSA5

SA\_DQ[40]

AR40

MDA40

SA\_DQ[41]

AR37

MDA41

SA\_DQ[42]

AN38

MDA42

SA\_DQ[43]

AN37

MDA43

SA\_DQ[44]

AR39

MDA44

SA\_DQ[45]

AR38

MDA45

SA\_DQ[46]

AN39

MDA46

SA\_DQ[47]

AN40

MDA47

SA\_DQS[6]

AK38

DQSA6

SA\_DQS[6]

AK39

-DQSA6

SA\_DQ[48]

AL40

MDA48

SA\_DQ[49]

AL37

MDA49

SA\_DQ[50]

AJ38

MDA50

SA\_DQ[51]

AJ37

MDA51

SA\_DQ[52]

AL38

MDA52

SA\_DQ[53]

AJ39

MDA54

SA\_DQ[54]

AJ38

MDA55

SA\_DQ[55]

AJ40

MDA56

SA\_DQS[7]

AF38

DQSA7

SA\_DQS[7]

AF39

-DQSA7

SA\_DQ[56]

AG40

MDA56

SA\_DQ[57]

AG37

MDA57

SA\_DQ[58]

AE38

MDA58

SA\_DQ[59]

AE37

MDA59

SA\_DQ[60]

AG39

MDA60

SA\_DQ[61]

AG38

MDA61

SA\_DQ[62]

AE39

MDA62

SA\_DQ[63]

AE40

MDA63

DDR\_0

1 OF 10

LGA1155/[10SC1-F01155-21R\_10SC1-F01155-22R]

## CPU B


CPUB							
	MAAB0	AK24	SB_M(A)[0]	SB_DOS[0]	AH7	DQS80	
	MAAB1	AM20	SB_M(A)[1]	SB_DOS#0[0]	AH6	DQS80	
	MAAB2	AM19	SB_M(A)[2]				
	MAAB3	AK18	SB_M(A)[3]				
	MAAB4	AP19	SB_M(A)[3]		AG7	MD80	
	MAAB5	AP18	SB_M(A)[5]	SB_DQ[1]	AG8	MD81	
	MAAB6	AM18	SB_M(A)[6]	SB_DQ[2]	AJ9	MD82	
	MAAB7	AL18	SB_M(A)[8]	SB_DQ[3]	AJ8	MD83	
	MAAB8	AN18	SB_M(A)[7]	SB_DQ[3]	AG5	MD4	
	MAAB9	AY17	SB_M(A)[9]	SB_DQ[5]	AG6	MD5	
	MAAB10	AN23	SB_M(A)[10]	SB_DQ[6]	AJ6	MD86	
	MAAB11	AU17	SB_M(A)[13]	SB_DQ[7]	AJ7	MD87	
	MAAB12	AT18	SB_M(A)[11]				
	MAAB13	AR26	SB_M(A)[13]	SB_DOS[11]	AM8	DQS81	
	MAAB14	AY16	SB_M(A)[14]	SB_DOS#1[0]	AL8	DQS81	
	MAAB15	AV16	SB_M(A)[15]				
[8]	-SWEB	-SWEB	SB_W(E)	SB_DQ[8]	AL7	MD88	
[8]	-SCASB	-SCASB	SB_CAS#	SB_DQ[9]	AM7	MD89	
[8]	-SRASB	-SRASB	SB_RAS#	SB_DQ[10]	AL10	MD811	
[8]	SBAB0	SBAB0	SB_BS[0]	SB_DQ[11]	AL6	MD812	
[8]	SBAB1	SBAB1	SB_BS[1]	SB_DQ[12]	AM6	MD813	
[8]	SBAB2	SBAB2	SB_BS[2]	SB_DQ[13]	AL9	MD814	
				SB_DQ[14]	AM9		
				SB_DQ[15]			
[8]	-CSB0	-CSB0	SB_CS[0]				
[8]	-CSB1	-CSB1	SB_CS[1]	SB_DOS[2]	AR8	DQS82	
				SB_DOS#2[0]	AP8	DQS82	
[8]	CKEB0	CKEB0	SB_CKE[0]	SB_DQ[16]	AP7	MD816	
[8]	CKEB1	CKEB1	SB_CKE[1]	SB_DQ[17]	AR7	MD817	
				SB_DQ[18]	AM10	MD810	
				SB_CKE[2]	AL10	MD811	
				SB_CKE[3]	AP6	MD828	
				SB_DQ[19]	AR6	MD821	
				SB_DQ[20]	AP8	MD822	
				SB_DQ[21]	AR9	MD823	
				SB_DQ[22]			
				SB_DQ[23]			
				SB_DOS[3]	AN13	DQS83	
				SB_DOS#3[0]	AN12	DQS83	
[8]	DCLKB0	DCLKB0	SB_CK[0]				
[8]	DCLKB0	DCLKB0	SB_CK[0]	SB_DQ[24]	AM12	MD824	
[8]	DCLKB1	DCLKB1	SB_CK[1]	SB_DQ[25]	AP13	MD825	
[8]	DCLKB1	DCLKB1	SB_CK[1]	SB_DQ[26]	AL13	MD827	
				SB_DQ[27]	AP2	MD828	
				SB_DQ[28]	AL12	MD828	
				SB_DQ[29]	AL13	MD829	
				SB_CK[3]	AP12	MD830	
				SB_CK#3[0]	AP12	MD831	
				SB_DQ[31]			
				SB_DOS[4]	AN29	DQS84	
				SB_DOS#4[0]	AN28	DQS84	
				SB_DQ[32]	AR28	MD832	
				SB_DQ[33]	AR29	MD833	
				SB_DQ[34]	AL28	MD834	
				SB_DQ[35]	AL29	MD835	
				SB_DQ[36]	AP28	MD836	
				SB_DQ[37]	AP28	MD837	
				SB_DQ[38]	AM28	MD838	
				SB_DQ[39]	AM28	MD839	
				SB_DOS[5]	AP33	DQS85	
				SB_DOS#5[0]	AR33	DQS85	
				SB_ECC_CB[0]			
				SB_ECC_CB[1]			
				SB_ECC_CB[2]			
				SB_ECC_CB[3]			
				SB_DQ[40]	AP32	MD840	
				SB_DQ[41]	AP31	MD841	
				SB_DQ[42]	AP35	MD842	
				SB_DQ[43]	AP34	MD843	
				SB_DQ[44]	AP32	MD844	
				SB_DQ[45]	AP31	MD845	
				SB_DQ[46]	AR35	MD846	
				SB_DQ[47]	AR34	MD847	
				SB_DOS[6]	AL33	DQS86	
				SB_DOS#6[0]	AM33	DQS86	
				SB_DQ[48]	AM32	MD848	
				SB_DQ[49]	AM31	MD849	
				SB_DQ[50]	AL35	MD850	
				SB_DQ[51]	AL32	MD851	
				SB_DQ[52]	AM34	MD852	
				SB_DQ[53]	AL31	MD853	
				SB_DQ[54]	AM35	MD854	
				SB_DQ[55]	AL34	MD855	
				SB_DQ[57]	AG35	DQS87	
				SB_DOS#7[0]	AG34	DQS87	
				SB_DQ[56]	AH35	MD856	
				SB_DQ[57]	AH34	MD857	
				SB_DQ[58]	AE34	MD858	
				SB_DQ[59]	AE35	MD859	
				SB_DQ[60]	AJ35	MD860	
				SB_DQ[61]	AL34	MD861	
				SB_DQ[62]	AF33	MD862	
				SB_DQ[63]	AF35	MD863	

DDR 1

LGA1155/[10SC1-F01155-21R\_10SC1-F01155-22R]

## CPU SOCKET

CR  
CPU RETAINTION/X




Need check the new CPU ME

CPU\_P



ILM\_BP/1156/CSP/ILM\_BP/1156/CSP/[12KRC-0F0001-05R\_12KRC-0F0001-31R]

## DDR SIGNAL



[7] MODT A[0..1]  $\leftrightarrow$  MODT\_A[0..1]

[8] MODT\_B[0..1]  $\longleftrightarrow$  MODT\_B[0..1]

[7] MDA[0..63]  $\longleftrightarrow$  MDA[0..63]

[8] MDB[0..63]  $\longleftrightarrow$  MDB[0..63]

[7] DQSA[0..7]  $\longleftrightarrow$  DQSA[0..7]

[7] -DQSA[0..7]  $\longleftrightarrow$  -DQSA[0..7]


[7] MAAA[0..15]  $\longleftrightarrow$  MAAA[0..15]

[8] MAAB[0..15]  $\longleftrightarrow$  MAAB[0..15]

[8] DQSB[0..7]  $\longleftrightarrow$  DQSB[0..7]



[8] -DQSB[0..7]  $\longleftrightarrow$  -DQSB[0..7]

## CPU I,J GND







## DDRII A





DDRVTT Decouple




**DDR15V Decouple**









## PCH B




PCH G FDI




PCH E




## PCH HS




# PCH F DISPLAY




# PCH H CLK BUFFER




# VGA ESD



# VGA SIGNAL




# D-SUB





Gigabyte Technology			
Title			
PCH DISPLAY, CLK BUFFER			
Size	Document Number	Rev	
Custom	GA-H61M-S2PV-WG	2.11	
Date:	Tuesday, August 07, 2012	Sheet	10 of 33


## PCH C




## PCH A



## SATA CONN.




N/A




Gigabyte Technology


Title		PCH HOST , SATA, PCI	
Size B	Document Number	GA-H61M-S2PV-WG	Rev 2.11
Date:	Tuesday, August 07, 2012	Sheet 11	of 33





PCH I POWER
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100



PCH K GND








EXP A RXP0..15] >> EXP\_A\_RXP[0..15] [4]  
EXP A RXN0..15] >> EXP\_A\_RXN[0..15] [4]  
EXP A TXP0..15] >> EXP\_A\_TXP[0..15] [4]  
EXP A TXN0..15] >> EXP\_A\_TXN[0..15] [4]

EXP A TXP0	C32	0.22u/4/X5R/6.3V/K	EXP A TXP0C
EXP A TXN0	C30	0.22u/4/X5R/6.3V/K	EXP A TXN0C
EXP A TXP1	C35	0.22u/4/X5R/6.3V/K	EXP A TXP1C
EXP A TXN1	C37	0.22u/4/X5R/6.3V/K	EXP A TXN1C
EXP A TXP2	C39	0.22u/4/X5R/6.3V/K	EXP A TXP2C
EXP A TXN2	C41	0.22u/4/X5R/6.3V/K	EXP A TXN2C
EXP A TXP3	C43	0.22u/4/X5R/6.3V/K	EXP A TXP3C
EXP A TXN3	C45	0.22u/4/X5R/6.3V/K	EXP A TXN3C
EXP A TXP4	C46	0.22u/4/X5R/6.3V/K	EXP A TXP4C
EXP A TXN4	C49	0.22u/4/X5R/6.3V/K	EXP A TXN4C
EXP A TXP5	C50	0.22u/4/X5R/6.3V/K	EXP A TXP5C
EXP A TXN5	C51	0.22u/4/X5R/6.3V/K	EXP A TXN5C
EXP A TXP6	C52	0.22u/4/X5R/6.3V/K	EXP A TXP6C
EXP A TXN6	C54	0.22u/4/X5R/6.3V/K	EXP A TXN6C
EXP A TXP7	C57	0.22u/4/X5R/6.3V/K	EXP A TXP7C
EXP A TXN7	C58	0.22u/4/X5R/6.3V/K	EXP A TXN7C
EXP A TXP8	C60	0.22u/4/X5R/6.3V/K	EXP A TXP8C
EXP A TXN8	C61	0.22u/4/X5R/6.3V/K	EXP A TXN8C
EXP A TXP9	C62	0.22u/4/X5R/6.3V/K	EXP A TXP9C
EXP A TXN9	C63	0.22u/4/X5R/6.3V/K	EXP A TXN9C
EXP A TXP10	C64	0.22u/4/X5R/6.3V/K	EXP A TXP10C
EXP A TXN10	C65	0.22u/4/X5R/6.3V/K	EXP A TXN10C
EXP A TXP11	C66	0.22u/4/X5R/6.3V/K	EXP A TXP11C
EXP A TXN11	C67	0.22u/4/X5R/6.3V/K	EXP A TXN11C
EXP A TXP12	C68	0.22u/4/X5R/6.3V/K	EXP A TXP12C
EXP A TXN12	C70	0.22u/4/X5R/6.3V/K	EXP A TXN12C
EXP A TXP13	C72	0.22u/4/X5R/6.3V/K	EXP A TXP13C
EXP A TXN13	C73	0.22u/4/X5R/6.3V/K	EXP A TXN13C
EXP A TXP14	C74	0.22u/4/X5R/6.3V/K	EXP A TXP14C
EXP A TXN14	C75	0.22u/4/X5R/6.3V/K	EXP A TXN14C
EXP A TXP15	C77	0.22u/4/X5R/6.3V/K	EXP A TXP15C
EXP A TXN15	C78	0.22u/4/X5R/6.3V/K	EXP A TXN15C




PCI-E/16X-164P/297C/LONG DOUBLE

LONG DOUBLE PUSH LATCH

Gigabyte Technology

Title			
PCI EXPRESS * 16			
Size	Document Number	Rev	
Custom	GA-H61M-S2PV-WG	2.11	
Date:	Tuesday, August 07, 2012	Sheet	14 of 33




Gigabyte Technology			
Title			
PCI EXPRESS X 1 PORT			
Size A	Document Number <b>GA-H61M-S2PV-WG</b>		Rev <b>2.11</b>
Date:	Tuesday, August 07, 2012	Sheet	15 of 33





PCIe TO PCI

PCI:5/4/5 Impedance=50 +- 15%



Co-Lay IT8893 (IT8893 CLKOUT1 N/A)

IT8892: PR24 -> 47ohm  
IT8893: PR24 -> 22ohm



High: Enable PCI CLK 66MHz  
Low: Disable PCI CLK 66MHz





High: PCICLK INPUT form CLK Gen  
Low: PCICLK OUTPUT form IT8893 chip

IT8892

PCI slot


PCI slot

chipset side








Gigabyte Technology			
ITE IT8892E			
GA-H61M-S2PV-WG			
Size	Document Number	Rev	2.11
Custom			
Date:	Tuesday, August 07, 2012	Sheet	16 of 33







	IT8728
PIN121	VCORE_EN/PCH_C0
PIN120	VLDT_EN/PCH_D0
PIN19	ATXPG
PIN31	PCH_C1
PIN53	SST/AMDTSI_D/MTTB# /PCH_D1
PIN55	PECI/AMDTSI_C/DRV#
PIN66	SYS_3VSB
PIN70	GP47
PIN95	VIN2 (VC05)
PIN96	VIN1 (VCC12)
PIN97	VIN1/VDIMM_STR (1.5V)
PIN98	VIN0/VCORE (1.1V) /NC



# TEMP H/W MONITOR




# CASE OPEN




# VOLTAGE-- H/W MONITOR


IT8728/EX VIN2/VIN3-->2V




# CPU SMART FAN



# SYS SMART FAN



# O.V.



Gigabyte Technology

Title		HWM,FAN CTRL,OV	
Size	Document Number	GA-H61M-S2PV-WG	
Custom		Rev 2.11	
Date:	Tuesday, August 07, 2012	Sheet	20 of 33


[illegible]

## H61使用32M BIOS


BOOT DEVICE	GNT1	GNT0
LPC	0	0
PCI	0	1
SPI	1	1

1	means	floating
0	means	PD 1K


# FRONT USB1




CLOSE F\_USB1




Close to connector





# SATA LED



# SPKR




# FRONT USB2




Close to connector

# INTEL FRONT PANEL







	ALC888B	ALC888-VA	ALC889A	ALC888-VD	ALC892
CR59	X	O	O	O	O
CR53,58	X	X	O	X	X
CR56	O	O	O	O	X
CR63	X	X	X	X	O
CR34	20K/1%	20K/1%	20K/0.1%	20K/1%	20K/1%




## CODEC POWER/EMI PAD




## SPDIF

N/A


## AZALIA JACK




## LINE-OUT




## LINE-IN




## MIC-IN



## F\_AUDIO ESD



## AZALIA FRONT PANEL




Gigabyte Technology


AUDIO JACK

Title	Document Number	Rev
GA-H61M-S2PV-WG	2.11	
Date:	Tuesday, August 07, 2012	Sheet 24 of 33






# ATXX24 POWER CONNECTOR






# ATXX4 POWER CONNECTOR



# MIN. LOAD

## FIX PWR MINMUN LOAD



To prevent the 5VSB under loading when boot


Gigabyte Technology

ATX CONNECTOR

Size	Document Number	Rev
Custom	GA-H61M-S2PV-WG	2.11

Date: Tuesday, August 07, 2012 Sheet 27 of 33


## CPU\_VTT



## VCCSA


PDG 0.8

	VSA_SEL
HI	0.85V
LO	0.925V




## VCCSA PWR SEQ


N/A



CPU_VTT	PWR	SEQ
0	0	0
0	0	1
0	0	2
0	0	3
0	0	4
0	0	5
0	0	6
0	0	7
0	0	8
0	0	9
0	0	10
0	0	11
0	0	12
0	0	13
0	0	14
0	0	15
0	0	16
0	0	17
0	0	18
0	0	19
0	0	20
0	0	21
0	0	22
0	0	23
0	0	24
0	0	25
0	0	26
0	0	27
0	0	28
0	0	29
0	0	30
0	0	31
0	0	32
0	0	33
0	0	34
0	0	35
0	0	36
0	0	37
0	0	38
0	0	39
0	0	40
0	0	41
0	0	42
0	0	43
0	0	44
0	0	45
0	0	46
0	0	47
0	0	48
0	0	49
0	0	50
0	0	51
0	0	52
0	0	53
0	0	54
0	0	55
0	0	56
0	0	57
0	0	58
0	0	59
0	0	60
0	0	61
0	0	62
0	0	63
0	0	64
0	0	65
0	0	66
0	0	67
0	0	68
0	0	69
0	0	70
0	0	71
0	0	72
0	0	73
0	0	74
0	0	75
0	0	76
0	0	77
0	0	78
0	0	79
0	0	80
0	0	81
0	0	82
0	0	83
0	0	84
0	0	85
0	0	86
0	0	87
0	0	88
0	0	89
0	0	90
0	0	91
0	0	92
0	0	93
0	0	94
0	0	95
0	0	96
0	0	97
0	0	98
0	0	99
0	0	100
0	0	101
0	0	102
0	0	103
0	0	104
0	0	105
0	0	106
0	0	107
0	0	108
0	0	109
0	0	110
0	0	111
0	0	112
0	0	113
0	0	114
0	0	115
0	0	116
0	0	117
0	0	118
0	0	119
0	0	120
0	0	121
0	0	122
0	0	123
0	0	124
0	0	125
0	0	126
0	0	127
0	0	128
0	0	129
0	0	130
0	0	131
0	0	132
0	0	133
0	0	134
0	0	135
0	0	136
0	0	137
0	0	1




## VTT\_PWRGD





**GIGABYTE™**

Title			
CPU_VTT_PWM_ISL95870CRZ			
Size	Document Number	Rev	
Custom	GA-H61M-S2PV-WG	2.11	
Date:	Tuesday, August 07, 2012	Sheet	28 of 33







VAXG



Gigabyte Technology




Title			
CPU CORE VR-2			
Size	Document Number	GA-H61M-S2PV-WG	
Custom			Rev 2.11
Date:	Tuesday, August 07, 2012	Sheet 30	of 33

# PHASE 1







# PHASE 3

Pop ISL6625CB for PS1  
 [ISL6625CBZ/S08]



# PHASE 2



Gigabyte Technology			
CPU CORE VR-3			
Size	Document Number	Rev	
Custom	GA-H61M-S2PV-WG	2.11	
Date:	Tuesday, August 07, 2012	Sheet	31 of 33





TPM

N/A

LPT PORT

COMB

N/A



Gigabyte Technology


LPT

GA-H61M-S2PV-WG

Rev  
2.11

Title		LPT	
Size	Document Number	GA-H61M-S2PV-WG	
Custom			
Date:	Tuesday, August 07, 2012	Sheet	32 of 33
	2		1

# DVI LEVEL SHIFT



Gigabyte Technology

Title			
DVI			
Size	Document Number	GA-H61M-S2PV-WG	
Custom		Rev	2.11
Date:	Tuesday, August 07, 2012	Sheet	33 of 33